I. Introduction
The LNA functions in the world of unknowns. As the front end of the receiver channel, it must capture and amplify a very low-power, low voltage signal plus associated random noise which the antenna presents to it, within the bandwidth of interest. The range of band of frequencies is 3.1GHz to 10.6GHz [1] . For LNA, Noise figure, Gain, Power Consumption and Linearity are the primary parameters. Noise limits the minimum signal level that a circuit can process with acceptable quality [2] . Today's analog designers constantly deal with the problem of noise because it trades with power dissipation, speed and linearity [2] . The published literature says minimum noise figure and maximum gain can't be achieved at the same time. So we need optimum value of Noise Figure and Gain. For higher gain, the signal strength gets stronger and stronger & signal to noise ratio also gets better. Maximum gain will eventually affect Noise figure. Normally the gain of 1st stage is high enough to suppress the effect of 2nd stage in the total noise figure [3] . However, Noise and Power matching becomes possible in CMOS Technology [3] . It is always better to have a low power consumption circuit because it greatly affects the cost of the circuit or system. Inductive degeneration improves the linearity of the circuit. The biasing circuit has been introduced in the design connected to the first stage. Biasing circuit is important to obtain consistent circuit performance [4] . With the help of this, noise figure reduces and we get the satisfied output gain. One excellent way of biasing the MOSFET is to have a constant gate voltage and average source resistance [4] . This work represents the design of two stage circuit of LNA introducing the biasing circuit trying to achieve all the required parameters simultaneously.
II. Design of The Circuit
Designing of RF circuits is a challenging job, since even after performing lengthy calculations and finding parameter values it is less guarantee that the design performs as expected [5] . The proposed LNA design has been implemented on Cadence tool with 180nm CMOS technology. The LNA has a limitation of exceed limit of width of each transistor as 50μm for a minimum value of 0.18μm length in order to achieve maximum gain with the minimum noise figure and Power Consumption. For RF_in 50Ω and RF_out 50Ω, mathematically we will find the following parameters, Calculation of Gate Oxide Capacitance is as follows, Assuming the drain current of 5mA for the required application, the transconductance of the system can be calculated as = × Where =200mV as per the rule of thumb in the analog design. But we will consider = 100
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and hence we get = 50 . Therefore , = 882 and is
Analysis of the Circuit in Cadence:
The proposed design has been simulated with 0.18μm CMOS technology in Cadence. All the transistors are in saturation region.
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The LNA consist of two stages. The first stage is a cascade topology. Cascade topology promises higher power gain, good noise performance, low power consumption. The topology has superior noise performance using feedback technique and it is possible to use this in wideband applications [2] . The R-C feedback has been used in the first stage, it helps to improve the gain and it has very good wideband input matching characteristics. The feedback circuit of this topology has a value of resistor as 2.7 Ω and Capacitor value as 2 . The value of and is 13.5 & 700 respectively. The width of transistor 0 is 24μ while the width of 1 is 30μ . The value of inductor placed between two transistors 0 and 1 of first stage is 30 . This is also called as source degenerative cascade topology. The introduction of this interstage inductor enhances the gain of cascade LNA [6] . Thus Lin serves as inter-stage matching between drain of 0 and source of 1. The inter-stage LNA can provide more gain and less miller effect. It also helps to improve the output matching. The presence of improves the Noise figure. This improvement is more pronounced if the inter-stage matching inductor is off chip thus avoiding large parasitic capacitance [6] . This improves the stability also in the proposed circuit. Capacitors at input and output are DC blocking capacitors [1] having the value of 10pF. The resistor placed in series with the helps to improve the scattering matrix parameters.
The resistive feedback in the second stage helps to maintain the positive gain. The first stage has shunt peaking inductor consisting of value 12 and the second stage has a shunt resistor of value 500Ω. It helps to reduce the chip area, to obtain proper gain and also reduces the Noise figure. Because of shunt peaking technique, the low power consumption and low noise figure can be achieved simultaneously [7] . The internal resistance of all the passive components is 0, although it hardly affects gain but it reduces noise figure to some extent. The biasing circuit is introduced in the proposed circuit. Out of three biasing schemes, we have used constant voltage bias which is most useful for Radio Frequency (RF) and video amplifiers employing small DC drain resistors [2] . Biasing circuit is important to maintain the consistency in the circuit. It also helps to reduce the Noise Figure. Here the bias voltage is of 0.8 . The value of in the biasing circuit is chosen to be large to minimize the noise entering into the design [5] . The value of is 5 Ω in the circuit.
III. Simulation
1. Noise analysis -The resultant noise figure and minimum noise figure of a designed LNA is 4.3dB and 2.6dB respectively. Here the improvement is, even after second stage, the Noise figure is continues to reduce.
S-Parameter analysis -
The simulated results shows that the LNA has maximum gain of 20.4dB. Also the gain is continuously increasing even after the second stage. Reverse gain coefficient is less than -30dB and Input reflection coefficient is less than -8dB. Also the output reflection coefficient is improved to -13.5dB and this provides a very good output matching.
